System level ESD co-design, Charvaka Duvvury, (electronic book)

Resource Information

The instance System level ESD co-design, Charvaka Duvvury, (electronic book) represents a material embodiment of a distinct intellectual or artistic creation found in Sydney Jones Library, University of Liverpool. This resource is a combination of several types including: Instance, Electronic.

The Resource System level ESD co-design, Charvaka Duvvury, (electronic book)

Image: http://covers.openlibrary.org/b/isbn/9781118861844-M.jpg?default=false

Note: Machine generated contents note: Chapter 1 Introduction Charvaka Duvvury Chapter 2 Component Versus System Level ESD Charvaka Duvvury and Harald Gossner Chapter 3 System Level Testing for ESD Susceptibility Michael Hopkins Chapter 4 PCB/IC Co-Design Concepts for SEED Harald Gossner and Charvaka Duvvury Chapter 5 Hard Fails & PCB Protection Devices Robert Ashton Chapter 6 Soft Fail and PCB design measures David Pommerenke and Pratik Maheshwari Chapter 7 ESD in Mobile Devices Matti Uusimaki Chapter 8 ESD for Automotive Applications Wolfgang Reinprecht Chapter 9 Futire Applications of SEED Methodology Harald Gossner and Charvaka Duvvury Chapter 10 Co-Design Tradeoffs: Balancing Robustness, Performance and Cost Jeffery C. Dunnihoo Index

Carrier category code

Content type code

Media type code

Context

Context of System level ESD co-design, Charvaka Duvvury, (electronic book)